• <tr id="yyy80"></tr>
  • <sup id="yyy80"></sup>
  • <tfoot id="yyy80"><noscript id="yyy80"></noscript></tfoot>
  • 99热精品在线国产_美女午夜性视频免费_国产精品国产高清国产av_av欧美777_自拍偷自拍亚洲精品老妇_亚洲熟女精品中文字幕_www日本黄色视频网_国产精品野战在线观看 ?

    Unified FPGA Design for the HEVC Dequantization and Inverse Transform Modules

    2022-08-23 02:15:38TurkiAlanaziandAhmedBenAtitallah
    Computers Materials&Continua 2022年6期

    Turki M.Alanazi and Ahmed Ben Atitallah

    Department of Electrical Engineering,Jouf University,Sakaka,Aljouf,2014,Saudi Arabia

    Abstract:As the newest standard,the High Efficiency Video Coding(HEVC)is specially designed to minimize the bitrate for video data transfer and to support High Definition (HD) and ULTRA HD video resolutions at the cost of increasing computational complexity relative to earlier standards like the H.264.Therefore,real-time video decoding with HEVC decoder becomes a challenging task.However, the Dequantization and Inverse Transform(DE/IT) are one of the computationally intensive modules in the HEVC decoder which are used to reconstruct the residual block.Thus,in this paper,a unified hardware architecture is proposed to implement the HEVC DE/IT module for all Transform Unit(TU)block size,including 4×4,8×8,16×16 and 32×32.This architecture is designed using the High-Level Synthesis(HLS)and the Low-Level Synthesis(LLS)methods in order to compare and determine the best method to implement in real-time the DE/IT module.In fact, the C/C++ programming language is used to generate an optimized hardware design for DE/IT module through the Xilinx Vivado HLS tool.On the other hand, the LLS hardware architecture is designed by the VHSIC Hardware Description language(VHDL)and using the pipeline technique to decrease the processing time.The experimental results on the Xilinx XC7Z020 FPGA show that the LLS design increases the throughput in term of frame rate by 80% relative to HLS design with a 4.4% increase in the number of Look-Up Tables(LUTs).Compared with existing related works in literature,the proposed architectures demonstrate significant advantages in hardware cost and performance improvement.

    Keywords: HEVC decoder; dequantization; IDCT/IDST; LLS design; HLS design;FPGA

    1 Introduction

    Nowadays, several consumer electronic devices such as television [1], smartphone [2], tablet [3],etc use video standard codec for video compressing and transmitting data with minimum bitrate.In this context,a High Efficiency Video Coding(HEVC)video standard is developed[4,5].The HEVC is a video compression standard that can provide a good performance than the previous standard,i.e.,H.264/AVC [6].In fact, it can support a high video resolution which can reach to 8K (7680×4320)and reduces the bitrate approximately by 50%relative to H.264/AVC[7,8]with same video quality.

    In video standard codec the Dequantization and Inverse Transform(DE/IT)play a very important role to reconstruct the compressed video sequences [9].Nevertheless, in HEVC video decoder, the DE/IT module allows to reconstruct the residual block which can be with several size 4×4, 8×8,16×16, and 32×32.In fact, the largest coding unit in HEVC can be up to 64×64 in size, and the Transform Unit(TU)sizes can be 4×4,8×8,16×16,and 32×32[10].This multiple TU sizes improve the compression performance but increase the computational complexity to reach a real-time execution [11,12].In this context, based on the complexity analysis of the HEVC decoder modules for all-intra configuration performed in[13],we can notice that the entropy decoding(ED),the intra prediction(IP)and the DE/IT modules consume on average 38%,32%and 20%of the total decoding time,respectively.However,according to the analysis given in[14]for the ED module,it is obviously that the computational complexity presented in the regular CABAC algorithm makes it difficult to be pipelined and parallelized in such hardware context.This complexity is caused by the critical bin-tobin data dependencies and the use of feedback between entropy decoding steps.On the other hand,we have proposed in[13]a hardware architecture to implement the IP block.For this reason,we focus in this work to propose an efficient hardware design to reduce the computational complexity of the HEVC DE/IT module.

    Recently, field-programmable gate arrays (FPGAs) have been gaining popularity for image and video processing.Indeed, modern FPGAs have sufficient resources to implement a complex application[15,16].The traditional approach used to design and implement any algorithm in FPGA is Low-Level Synthesis(LLS)using hardware description language(HDL)such as VHSIC hardware description language (VHDL or Verilog).With such low-level design, it is possible to adjust the Register Transfer Level (RTL) description to generate an optimized hardware architecture [17–19].But,this kind of design requires a lot of time and effort specially for complex algorithm.To alleviate this problem,the High-Level Synthesis(HLS)is introduced[20–22].Nevertheless,the HLS flow uses the high-level programming language like C/C++, systemC, etc to generate automatically the RTL design.This approach makes the code more readable, shortens design and verification times, and increases the design reusability over those of handwritten HDL equivalents.

    In literature, many architectures are proposed to implement the dequantization and inverse transform modules for HEVC decoder.In fact, the design outlined in [23] presents an FPGA implementation of the HEVC 2D integer inverse discrete cosine transform(2D-IDCT)using different HLS tools.The developed design can decode 54 frames/sec(FPS)for 1080p video sequences.In[24],the authors provide a System-On-Chip FPGA platform based on Xilinx Zynq to integrate the DCT coding block as an accelerator with HLS tool.The proposed design is capable to perform the coding of 1080@30fps.In [25], a LLS hardware architecture for 2D-IDCT is proposed.This architecture can process 4K@28fps at 135 MHz under XC7Z045 Xilinx FPGA.In addition, Chen et al.[26]design a 2D-IDCT architecture that supports all TU sizes.This architecture can calculate two rows in parallel during the 1D-IDCT instead of only one.In this case,the maximum throughput achieved is about 4K@30fps with the Xilinx Zynq platform.But Liang et al.[27] present an architecture that supports the 2D integer inverse discrete sine transform (2D-IDST) and 2D-IDCT using two 1DIDCT/IDST units and memory block.This architecture calculates four residual pixels in parallel in each clock cycle.This design can decode 7680×4320@30fps.In [28] a hardware implementation of the 2D dequantization,IDCT and IDST(2D-DE/IDCT/IDST)for HEVC decoder is described.The proposed architecture can perform the decoding of 4K@30fps at 200 MHz clock frequency in TSMC 40 nm technology.However, such implementation presents a good compromise in terms of energy efficiency,resources utilization and performance but miss flexibility in term of programmability.On the other,in[29] an efficient OpenCL implementation of the HEVC 2D-DE/IDCT/IDST module is proposed.This software implementation is realized based on an exploitation of the parallel processing offered by modern Graphic Processing Unit (GPUs).The proposed solution can decode 4K@15fps on GeForce GTX 780Ti@1046 MHz.This implementation preserves the flexibility and accuracy of software but with an increase in power consumption.

    When he reached the first court of the castle he saw before him a flight of agate20 steps, and went up them, and passed through several splendidly furnished rooms

    Hence, the aim of this paper is to provide a unified and optimized hardware architecture to implement the 2D-DE/IDCT/IDST module for HEVC decoder.This architecture should support 4×4, 8×8, 16×16 and 32×32 HEVC TU block size and offer a trade-off between performance,hardware cost and processing time.For this, the LLS and HLS design flow are used and explored to design a hardware architecture for HEVC 2D-DE/IDCT/IDST module.However, the HLS 2DDE/IDCT/IDST design is explored through the Xilinx Vivado HLS 2018.1 tool by adding specific directives (e.g., PIPILINE, RESSOURCE, etc) to the high level programming language such as C/C++code.But,the LLS 2D-DE/IDCT/IDST design is developed by using the pipeline technique through the VHDL language.The hardware architectures for both methods are mapped and evaluated on Xilinx XC7Z020 FPGA for processing time and hardware cost in order to determine which design method(LLS or HLS)provides better design productivity when facing a complex algorithm like the 2D-DE/IDCT/IDST module for HEVC decoder.

    He nodded to them, saying, It must be rather dull standing28 on the stairs; I would rather go inside! The halls blazed with lights; councillors and ambassadors were walking about in noiseless shoes carrying gold dishes

    The remainder of the paper is structured as follows.Section 2 introduces an overview of HEVC 2D-DE/IDCT/IDST module.Section 3 describes the hardware architecture designed for 2D-DE/IDCT/IDST module using HLS and LLS design flow.The implementation results and performance evaluation are reported in Section 4.Finally,Section 5 concludes the paper.

    In order to improve the design performances, several directives are added incrementally to the HEVC 2D-DE/IDCT/IDST C code.A part of the C code developed and given as input to Xilinx Vivado HLS tool 18.1 is shown in Figs.4 and 5 used for dequantization and 1D-IDCT8,respectively.Thus, several designs are generated to implement the 2D-DE/IDCT/IDST module.In fact, Design 1 is generated without adding any directive.The synthesis results on the Xilinx XC7Z020 FPGA shows that this design uses 21466 (40.3%) of Look-Up Tables (LUTs), 10252 (19.3%) of Flip-Flops(FFs), 40 (18.2%) of DSP blocks and 30 (21.4%) of BRAM as illustrated in Fig.6 and needs in worst case 15562 clock cycles to reconstruct the 32×32 residual block (Fig.7).From these results,we notice that the number of clock cycles is high.For that, the PIPELINE directive should be used to decrease the number of clock cycles.In fact,from Figs.4 and 5,we can see that the dequantization and IDCT C codes use loop iteration to reconstruct the transom and residual coefficients.The length of the loop iterations depends of the TU size.So, the loop can reach 1024 iterations.However, the PIPLINE directive is applied to loop iterations with interval equal to 1 to reduce the cycles number of latencies required for an input data to reach its output.Consequently, the Design 2 is created.According to Figs.6 and 7,Design 2 allows to decrease by 91%the number of clock cycles but with an important increase in the hardware cost by 45%of LUTs,62.3%of FFs,47.4%of DSP blocks and 44.5%of BRAMs relative to Design 1.Therefore,to reduce the hardware cost,the Design 3 is generated by using the ALLOCATION and RESSOURCE directives.Indeed,the ALLOCATION directive is added to process the multiplication operations in the level of dequantization equation which allows to share the hardware resources between several operations.Furthermore,the RESOURCE directive is used to implement the residual and dequantization arrays by a specific memory block (BRAMs).This optimization has allowed to decrease the hardware cost by 42%of LUTs,30.8%of FFs,42.1%of DSP blocks and 55.5% of BRAMs but with an increase by 61% in the number of clock cycles compared to Design 2 as reported in Figs.6 and 7.On the other hand,we can constate that the Design 3 provides a decrease in number of clock cycles by about 67%in worst case but with an increase by 5%of LUTs,45%of FFs and 9%of DSP blocks relative to Design 1.Afterward,the Design 3 is used for the comparative study with LLS 2D-DE/IDCT/IDST because it offers a trade-off between hardware cost and processing time.

    2 Dequantization and Inverse Transform in HEVC Decoder

    In HEVC, each frame is partitioned into coding tree block structure involving different sizes of large coding units(LCUs)up to 64×64.As illustrated in Fig.1,each LCU can be recursively split into several sizes of coding units(CUs).Starting from a defined partition of CUs,it is possible to further generate two other types of units corresponding to prediction unit(PU),which is used for inter/intra prediction processes,and TU,which is the elementary unit of dequantization and inverse transform.However,the size of the TU block is defined by HEVC encoder and can be 4×4,8×8,16×16 and 32×32.

    The hardware architecture depicted in Fig.8 describes the LLS design of the HEVC 2DDE/IDCT/IDST module.In fact, this architecture is composed by four dequantization units(Unit_DQ0, Unit_DQ1, Unit_DQ2 and Unit_DQ3), 1D-IDCT/IDST unit, transpose memory unit and control unit.It receives as input four 16-bit coefficients(Coeff0,Coeff1,Coeff2 and Coeff3)each three clock cycles from the entropy decoder,size of TU block(selsignal),QP value(QPsignal)andstartsignal and generates as output the residual block andDone_DQ/IDCTsignal which indicates that the residual block is ready.However,the designed architecture contains the dequantization and 1D-IDCT/IDST units in one design in order to benefit of the pipeline technique which can decrease the processing time.

    If you do not come, and if I do not hear from you, then I shall know that you could never be happy so far from the people and the country which you love

    Figure 1:Coding structure in HEVC standard

    Table 1: Definition of f(QP%6)

    After dequantization,the 2D-IDCT is performed.In fact,the IDCT module takes dequantized coefficient and performs as two separate 1D-IDCT to obtain is outputs the residual block.The HEVC decoder supports two types of inverse transform which are IDCT and IDST.The IDST is applied only to the 4×4 TU block.During decoding,the transformed coefficients are converted back to the spatial domain via an inverse transform.According the HEVC,the 2D-IDCT/IDST can be expressed by Eq.(3).

    When the kids came in, he took them for walks along the pier21 near their office. Often she went along and watched Eric, who was becoming a master of sign language, talk and laugh with her boys as no one else had before.

    where SRC is the transformed block, DST is the residual block and M is a N×N IDCT/IDST coefficient matrix which defined by HEVC standard.The value N is depending of the TU size.For each TU size,it has its own transform matrix.But,the 32×32 TU’s transform matrix includes other sizes TU’s transform matrix.In HEVC,the 2D-IDCT/IDST is computed by two 1D-IDCT/IDST where a column inverse transform is followed by a row inverse transform.

    To decrease the implementation complexity of 2D-IDCT/IDST,Chen et al.[30]was proposed a fast algorithm for transform by decomposing the transform matrixMNto some zero matrixes.This decomposition technique is presented by Eq.(4).

    wherePNis the permutation matrix.BNis theN-point butterfly structure.MN,oddandMN,evenare the odd and even parts ofMN, respectively.For example, Eq.(5) illustrates the 8×8 coefficient matrix in HEVC and Eq.(6)the decomposition of this matrix.Fig.2 presents the flowchart of 8-points 1DIDCT based on Chen’s algorithm.

    where:

    Figure 2:Flowchart of 8-points 1D-IDCT based on chen’s algorithm

    3 2D-DE/IDCT/IDST Hardware Architecture

    In this section,we describe the HLS and LLS hardware architectures designed to implement the HEVC 2D-DE/IDCT/IDST algorithm on Xilinx XC7Z020 FPGA.In this work,the HEVC test Model(HM16.0)[31]is used as reference software.

    3.2.2 1D-IDCT/IDST

    3.1 HLS 2D-DE/IDCT/IDST Hardware Architecture

    HLS is gaining more and more popularity specially when using FPGA circuit.Nevertheless,with HLS,it becomes possible to reduce the conception and validation time of the hardware design.Therefore,the exploration and the simulation of multiple hardware architectures can be done in the shortest time.But,HLS requests designers to restructure programs,change a source code and add a specific directive to get a good result.In this context,Xilinx developed the Vivado HLS tool.This tool accepts as input a high-level programming language such as C/C++and generates automatically as output an RTL hardware description.Through this tool,it is possible to add several directives(such as LOOP unrolling,ALLOCATION,RESOURCE,etc)in order to generate an optimize RTL design in terms of hardware cost and processing time.

    3.2.1 Unit_DQ

    Figure 3:Dataflow of the HLS 2D-DE/IDCT/IDST module for HEVC decoder

    However, in the beginning, the HLS architecture receives as input the TU size, the correspond coefficients(maximum 1024 coefficients)and the QP value.Then,these coefficients are dequantized to generate the transform coefficients.After that,if the TU size is egal to 4×4,thus in the first step,the 1D-IDCT4/IDST4 will be applied to the columns of TU to generate the 1D-transfrom coefficients.In the second step,these coefficients are stored in transpose memory to be used for 2D-transfrom.In the last step,the 1D-IDCT4/IDST4 will be applied to the row of TU to reconstruct the residual block.But,if the TU size is equal to 8×8,16×16 or 32×32,so the 4-point odd,8-point odd and 16-point odd are used with 4-point even and butterfly module to produce 1D/2D-IDCT8/16/32 coefficients,respectively.

    “Dance you shall,” said he, “dance in your red shoes till you are pale and cold, till your skin shrivels up and you are a skeleton! Dance you shall, from door to door, and where proud and wicked children live you shall knock, so that they may hear you and fear you! Dance you shall, dance—!”

    Woe82 to him who chooses the middle path! if he had a thousand lives he would not save one; it is very hazardous83; it leads to the Caucasus, and is an endless road

    Figure 4:Dequantization Vivado HLS C code

    Figure 5:8-point IDCT Vivado HLS C code

    Figure 6:HLS synthesis results of HEVC 2D-DE/IDCT/IDST module

    3.2 LLS 2D-DE/IDCT/IDST Hardware Architecture

    Thus,the 2D-DE/IDCT/IDST module receives the coefficients of the TU block from the entropy decoder and applies the dequantization to restore the original Transform coefficients.The dequantization scheme as specified be HEVC is given by Eq.(1).

    Figure 7:Number of clock cycles to reconstruct 4/8/16/32 residual block

    Figure 8:LLS hardware architecture for HEVC 2D-DE/IDCT/IDST module

    For the HLS implementation of the HEVC 2D-DE/IDCT/IDST module, the C code of this module is extracted from HM16.0.The 2D-DE/IDCT/IDST algorithm is implemented with HLS based on the algorithm proposed in Fig.3.In fact, some characteristics are taken account in this algorithm to reduce the hardware cost and complexity and generate a performant HLS design for 2DDE/IDCT/IDST module.However,the HLS design supports 4/8/16/32 TU size.The dequantization and 2D-IDCT/IDST are integrated in one design to minimize the processing time.Moreover,the evenodd 1D-IDCT/IDST algorithm is used as shown in Fig.2.In addition,8-point 1D-IDCT is computed by using 4-point IDCT (even part), 4-point odd and butterfly module.Even for 16-point IDCT is calculated based-on 8-point 1D-IDCT, 8-point odd and butterfly module.Also, 32-point IDCT is determined from 16-point 1D-IDCT,16-point odd and butterfly module.Further,all multiplication operations in 1D-IDCT/IDST are replaced by shift and addition based on the study realized in[25].Furthermore,1D-IDCT/IDST module is called two time and the intermediate memory block is used to save and transpose coefficients to generate 2D-IDCT/IDST.All these characteristics allow to reduce the hardware cost and hardware complexity.

    Fig.9 presents the hardware architecture of Unit_DQ.This architecture is developed based on Eq.(1).Indeed, two Read-Only-Memory (ROM1 and ROM2) are used to store the precalculated values proportional to QP%6 and QP/6,respectively.These memories are addressed based on QP value through the control unit.However, the 16-bit level signal receives the quantized coefficient which is multiplied by the value collected for ROM1.Then,the obtained result is shifted by the value collected from ROM2, added to the offset value and shifted by offset1.In the end, the 16-bit dequantization coefficient is obtained in two clock cycles through CoeffQ signal.

    Figure 9:Hardware architecture of Unit_DQ

    When the Emperor heard from the Prince how he had gained possession of his fair prize, he at once recognized that he had been helped by some magic art, and on the spot gave up all claim to the beautiful mermaid

    Fig.10 depicts the 1D-IDCT/IDST hardware architecture.This architecture is designed to support 4×4, 8×8, 16×16 and 32×32 TU size and use even-odd IDCT decomposition.In fact, the 32-point 1D-IDCT is constructed by using a 4-point even, a 4-point odd, an 8-point odd and a 16-point odd.Moreover,to reduce the hardware cost,the multiplication operations are replaced by shift and addition.Also, when analyzing the IDCT equation, we constate that there are some repetitive coefficients (X2, X4, X9, X18, X36, X64, X90).The Xcoeff components is used to compute these coefficients which are used to deduce the other cofficients(i.e.,:X75=X64+X9+X2).However,1DIDCT/IDST architecture receives dequantized coefficients through 32 SRC signals and produces the transformed coefficients through 32 DST signals in 12 clock cycles, 24 clock cycles, 80 clock cycles and 160 clock cycles for 4/8/16/32 TU size,respectively.

    where coeffDQ is the dequantized coefficient, level is the quantized DCT coefficient, QP is the quantization parameter ranged from 0 to 51 (every TU has its own QP value), N is the size of TU block,B is the bit depth and the function f(QP%6)is determined from Tab.1.The coeffDQ is clipped to the range[-32768,32768]to guarantee that the dequantized coefficient is computed with 16-bit.

    Figure 10:1D-IDCT/IDST hardware architecture

    3.2.3 Transpose Memory

    The transpose memory is used to store the intermediate coefficients between column and row of the inverse transform.It can store the coefficients of all TU size.The access to memory is optimized by concatenation eight 16-bit coefficients.In fact,in one clock cycles,it is possible to write and read 128-bit which mean eight coefficients in same time.

    3.2.4 Control Unit

    The control unit serves to share and synchronize data between all units in our design as shown in Fig.11.Accordingly,for 4×4 TU size,in the first step the control unit send four 16-bit coefficients(1stcolumn)to the dequantized units.Then,in the second step,the dequantized units receive the 2sdcolumn after 3 clock cycles and the 1D-IDCT4/IDST4 process the 1stcolumn in 3 clock cycles.After that,in the third step,1stcolumn is concatenated and stored in transpose memory in one clock cycle,the 2sdcolumn is processed by inverse transform in 3 clock cycles and the 3thcolumn is treated by the dequantized units in 2 clock cycles.Thus,the pipeline technique is used between all units to optimize the processing time.So,for 4×4 TU size, firstly the TU is processed column by column by dequantized units and 1D-IDCT4/IDST4 and the output coefficients for each column are stored in transpose memory.This step needs 16 clock cycles.Then,the 1D-IDCT4/IDST4 is performed again row by row from transpose memory.In the end,the DE/IDCT of 4×4 TU size is obtained in 29 clock cycles.All these steps are used for 8/16/32 TU size and need 77 clock cycles,280 clock cycles and 938 clock cycles,respectively as shown in Fig.11.

    Figure 11:Timing diagram for HEVC 2D-DE/IDCT/IDST module

    4 Implementation Results and Performance Evaluation

    Tab.2 conducts a comparison of the synthesis results,number of clock cycles and clock frequency for HLS and LLS 2D-DE/IDCT/IDST designs under XC7Z020 FPGA for 4×4,8×8,16×16 and 32×32 TU size.It can be seen from this table that the HLS design uses less LUTs by 4.4%but more FFs,RAMs and DSPs by 9.5%,5.7%and 18.2%,respectively,relative to LLS design.Moreover,the LLS design allows to reduce the number of clock cycles by 64%compared to HLS design.

    Table 2: Synthesis results of HLS and LLS flow for 2D-DE/IDCT/IDST under XC7Z020 FPGA

    On the other hand,the performance of HLS and LLS design for HEVC 2D-DE/IDCT/IDST is measured for several class of video sequences such as Class A(2560×1600),Class B(1920×1080),Class C(1280×720)and Class D(832×480).So,from Fig.12,we can see that the frame rate of LLS design can reach 339 fps for class D and 33 fps for class A instead of 66 fps for class D and 6 fps for class A using HLS design.However, with LLS design the frame rate is increased by 80% relative to HLS design in worst case as shown in Fig.13.

    Figure 12:Frame rate comparison between HLS and LLS designs for A,B,C and D video class

    Figure 13:Gain in frame rate for LLS relative to HLS for A,B,C and D video class

    Comparing our HLS 2D-DE/IDCT/IDST design with the HLS design proposed in[23]and[24]used to implement only the 2D-IDCT and 2D-DCT,respectively,we can constate from Tab.3 that our design allows a gain in LUTs and DSP blocks reaching approximately 55% and 59% relative to [23]and[24],respectively.Moreover,the maximal throughput of our design could perform the decoding of 1080p@13fps at 100 MHz instead of the 1080p@54fps at 208 MHz and 1080p@30fps found in[23] for 2D-IDCT and [24] 2D-DCT only, respectively.On the other hand, the designs [25] and [26]propose the LLS design for the 2D-DCT and 2D-IDCT/IDST only which can achieve 4K@28fps and 4K@30fps,respectively.But,our proposed LLS 2D-DE/IDCT/IDST design can reach 1080p@65fps.Hence,our design has better performance than[25]and[26]in term of frame rate and also use lower LUTs and DSP blocks count than[25]and[26]by 28%and 96%,respectively,as reported in Tab.3.Further,comparing the LLS 2D-DE/IDCT/DST design with[21],we can constate that our design can process 4K@16fps at 145 MHz instead of 4K@15fps on GeForce GTX 780Ti@1046 MHz in [29].So, our design is more performant and can achieves lower power consumption.Besides, our design permits more flexibility than[27]and[28]with the almost same performance.

    Table 3: Literature comparison of the dequantization and inverse transform designs

    Table 3:Continued

    5 Conclusion

    In this work, a unified hardware architecture is proposed to implement the HEVC 2DDE/IDCT/IDST module for 4/8/16/32 TU block size.However,two design methods are used to design this hardware architecture which are the HLS and the LLS design flow.Our goal was to compare these two methods and to select the best architecture to implement the HEVC 2D-DE/IDCT/IDST module.It is clear from experimental results under Xilinx XC7Z020 FPGA that the LLS design is more performant than HLS design in terms of processing time and hardware cost.But, the performance of HLS design depends on the selected directives, and the algorithm complexity and can be a good solution to speed up the design time and time to market(TTM).

    Funding Statement:This work was funded by the Deanship of Scientific Research at Jouf University(Kingdom of Saudi Arabia)under grant No.DSR-2021-02-0391.

    The spring sun had chased away the last snow from its hiding place under the hedges; the fields were full of flowers; nightingales sang in the trees, and all the world was gay

    But his mother told him that it was an unhappy man who had lost everything, and had come all this way to consult him, and bade the young man not to be afraid, but to come forward and show himself

    Conflicts of Interest:The authors declare that they have no conflicts of interest to report regarding the present study.

    av在线天堂中文字幕| 女人十人毛片免费观看3o分钟| 91久久精品国产一区二区成人| 精品欧美国产一区二区三| 国产单亲对白刺激| 可以在线观看毛片的网站| 精品不卡国产一区二区三区| 男女做爰动态图高潮gif福利片| 嫩草影院精品99| 插阴视频在线观看视频| 国产精品久久电影中文字幕| 国产伦在线观看视频一区| 亚洲电影在线观看av| 亚洲精品亚洲一区二区| 日韩精品青青久久久久久| 日韩精品青青久久久久久| 一个人看视频在线观看www免费| 最近2019中文字幕mv第一页| 性色avwww在线观看| 一夜夜www| 97在线视频观看| 国产成人福利小说| 少妇的逼好多水| 国产高清视频在线观看网站| 久久久久久久久大av| 色综合亚洲欧美另类图片| 久久久久久伊人网av| 丰满的人妻完整版| 九九久久精品国产亚洲av麻豆| 久久久午夜欧美精品| 国产亚洲精品久久久久久毛片| 欧美+亚洲+日韩+国产| 少妇被粗大猛烈的视频| 国产私拍福利视频在线观看| 91久久精品国产一区二区成人| 日日摸夜夜添夜夜爱| 秋霞在线观看毛片| 欧美高清成人免费视频www| 不卡一级毛片| 欧美精品国产亚洲| 免费观看人在逋| 综合色av麻豆| 国产色婷婷99| 国产麻豆成人av免费视频| 女人被狂操c到高潮| 国产91av在线免费观看| 亚洲人与动物交配视频| 日韩一区二区三区影片| 精品人妻熟女av久视频| 91久久精品国产一区二区成人| 看黄色毛片网站| 精品日产1卡2卡| 给我免费播放毛片高清在线观看| 日本爱情动作片www.在线观看| av在线播放精品| 日本免费a在线| 日本爱情动作片www.在线观看| 最近手机中文字幕大全| 亚洲人与动物交配视频| 亚洲av免费高清在线观看| 日韩一区二区视频免费看| 国产激情偷乱视频一区二区| 中文字幕av在线有码专区| 午夜精品一区二区三区免费看| 免费看av在线观看网站| 国内揄拍国产精品人妻在线| 一边亲一边摸免费视频| 亚洲av.av天堂| 国产国拍精品亚洲av在线观看| a级毛片免费高清观看在线播放| 黄色视频,在线免费观看| 国产精品久久久久久av不卡| 亚洲国产精品成人久久小说 | 国内精品久久久久精免费| 久久精品国产亚洲av天美| 桃色一区二区三区在线观看| 国产在视频线在精品| 欧美高清成人免费视频www| 人人妻人人澡人人爽人人夜夜 | 国产精品女同一区二区软件| 一级毛片久久久久久久久女| 免费大片18禁| 中国国产av一级| 哪里可以看免费的av片| 乱人视频在线观看| 久久人人爽人人爽人人片va| 一区福利在线观看| 免费无遮挡裸体视频| 久久久久久久久久久免费av| 美女被艹到高潮喷水动态| 乱系列少妇在线播放| 两个人视频免费观看高清| 久久久久久大精品| 成人漫画全彩无遮挡| 精品免费久久久久久久清纯| 69人妻影院| 国产一区二区激情短视频| 精品久久久久久久久av| АⅤ资源中文在线天堂| 最近中文字幕高清免费大全6| 一本久久精品| 亚洲欧美日韩高清专用| 午夜爱爱视频在线播放| 国产视频内射| 老司机福利观看| 国产精品电影一区二区三区| 91精品一卡2卡3卡4卡| 看免费成人av毛片| kizo精华| 国产精品久久久久久亚洲av鲁大| 亚洲真实伦在线观看| 精品一区二区免费观看| 丰满乱子伦码专区| av卡一久久| 1024手机看黄色片| 亚洲人与动物交配视频| 99在线视频只有这里精品首页| 麻豆乱淫一区二区| 色视频www国产| 亚洲欧美精品综合久久99| 日韩欧美国产在线观看| 91狼人影院| 国产黄片美女视频| 亚洲第一区二区三区不卡| 欧美日韩精品成人综合77777| 亚洲熟妇中文字幕五十中出| 国产精品三级大全| 综合色丁香网| av视频在线观看入口| videossex国产| 国产美女午夜福利| 免费看av在线观看网站| 99热精品在线国产| 亚洲最大成人中文| 精品人妻偷拍中文字幕| 丰满的人妻完整版| 噜噜噜噜噜久久久久久91| 中国国产av一级| 搡老妇女老女人老熟妇| 国产亚洲av嫩草精品影院| 精品日产1卡2卡| 天堂影院成人在线观看| 免费观看精品视频网站| 国产精品野战在线观看| 国产午夜精品论理片| 麻豆成人av视频| 不卡视频在线观看欧美| 我的老师免费观看完整版| 亚洲国产精品sss在线观看| 菩萨蛮人人尽说江南好唐韦庄 | 在线a可以看的网站| 国内少妇人妻偷人精品xxx网站| 国产精品av视频在线免费观看| 一边亲一边摸免费视频| 色播亚洲综合网| 日韩亚洲欧美综合| 成人鲁丝片一二三区免费| 亚洲第一电影网av| 日日摸夜夜添夜夜添av毛片| 亚洲精品乱码久久久久久按摩| 日韩中字成人| 亚洲av成人av| 日本免费a在线| 99热6这里只有精品| 特大巨黑吊av在线直播| 一本精品99久久精品77| 欧美最黄视频在线播放免费| 我的女老师完整版在线观看| 99国产精品一区二区蜜桃av| 欧美成人a在线观看| 简卡轻食公司| av黄色大香蕉| 欧美日本视频| .国产精品久久| 99久久久亚洲精品蜜臀av| 亚洲av.av天堂| 欧美成人a在线观看| 国产91av在线免费观看| 亚洲在线观看片| 国产精品人妻久久久久久| 国产精品1区2区在线观看.| 天天躁夜夜躁狠狠久久av| 黄片wwwwww| 日韩欧美三级三区| 欧美在线一区亚洲| a级毛色黄片| 日韩欧美国产在线观看| 内射极品少妇av片p| 伦理电影大哥的女人| 婷婷精品国产亚洲av| 亚洲精品日韩av片在线观看| 中文精品一卡2卡3卡4更新| 国产黄片视频在线免费观看| 国产成人aa在线观看| 日本在线视频免费播放| 久久人妻av系列| 日韩,欧美,国产一区二区三区 | 亚洲欧洲国产日韩| 久久精品国产清高在天天线| 欧美激情在线99| 国产精品一二三区在线看| 国产成人a区在线观看| 岛国毛片在线播放| 99国产极品粉嫩在线观看| 长腿黑丝高跟| 亚洲va在线va天堂va国产| 免费看av在线观看网站| 国产午夜精品论理片| 久久久午夜欧美精品| 国产精品一区二区三区四区久久| 色综合站精品国产| 久久6这里有精品| 51国产日韩欧美| 国产日韩欧美在线精品| 麻豆成人av视频| 午夜福利在线在线| 麻豆国产97在线/欧美| 国产亚洲精品久久久com| 色尼玛亚洲综合影院| 91精品一卡2卡3卡4卡| 亚洲精品久久久久久婷婷小说 | 国产免费一级a男人的天堂| 美女国产视频在线观看| 黄色视频,在线免费观看| 国产亚洲av嫩草精品影院| 欧美高清性xxxxhd video| 久久久久久久久久成人| 美女脱内裤让男人舔精品视频 | 一个人免费在线观看电影| 亚洲欧美中文字幕日韩二区| 国产91av在线免费观看| 成年版毛片免费区| 亚洲自拍偷在线| 69人妻影院| 欧美丝袜亚洲另类| 天堂av国产一区二区熟女人妻| 亚洲国产高清在线一区二区三| eeuss影院久久| 国产黄片视频在线免费观看| 国产黄色视频一区二区在线观看 | 久久久a久久爽久久v久久| 小说图片视频综合网站| 菩萨蛮人人尽说江南好唐韦庄 | 国产亚洲91精品色在线| 99riav亚洲国产免费| 在线播放国产精品三级| 成年版毛片免费区| 五月玫瑰六月丁香| av女优亚洲男人天堂| 国内精品久久久久精免费| 亚洲中文字幕日韩| 搡女人真爽免费视频火全软件| 久久久久久大精品| 麻豆乱淫一区二区| 日日摸夜夜添夜夜添av毛片| 国产乱人视频| 色综合站精品国产| 成人av在线播放网站| 国内精品久久久久精免费| 国产女主播在线喷水免费视频网站 | 国产乱人视频| 国产精品一区二区三区四区久久| 久久精品综合一区二区三区| 99riav亚洲国产免费| 麻豆国产97在线/欧美| 九色成人免费人妻av| 综合色丁香网| 精品人妻熟女av久视频| 久久人妻av系列| av天堂中文字幕网| 亚洲国产高清在线一区二区三| 91av网一区二区| 男女下面进入的视频免费午夜| 又粗又硬又长又爽又黄的视频 | 淫秽高清视频在线观看| 国产探花在线观看一区二区| 午夜免费男女啪啪视频观看| 九草在线视频观看| 精品熟女少妇av免费看| 亚洲中文字幕日韩| 国产极品天堂在线| 一个人观看的视频www高清免费观看| 久久精品国产鲁丝片午夜精品| 国产精品无大码| 18禁在线无遮挡免费观看视频| 国内精品久久久久精免费| 国产av在哪里看| 久久久久网色| 中国美白少妇内射xxxbb| 亚洲欧洲国产日韩| 亚洲精品国产成人久久av| 桃色一区二区三区在线观看| 不卡一级毛片| av在线播放精品| a级一级毛片免费在线观看| 村上凉子中文字幕在线| 一区二区三区免费毛片| 精品久久久久久久人妻蜜臀av| 97人妻精品一区二区三区麻豆| av卡一久久| 老师上课跳d突然被开到最大视频| 国产av在哪里看| 少妇猛男粗大的猛烈进出视频 | 99视频精品全部免费 在线| 日韩国内少妇激情av| 亚洲欧美精品自产自拍| 99国产极品粉嫩在线观看| 久久久久久国产a免费观看| 国产成人aa在线观看| 麻豆一二三区av精品| 欧美+日韩+精品| 久久婷婷人人爽人人干人人爱| 黄色日韩在线| 一个人看视频在线观看www免费| 男女做爰动态图高潮gif福利片| 国产精品女同一区二区软件| 欧美成人一区二区免费高清观看| 亚洲五月天丁香| 日本av手机在线免费观看| 久久精品久久久久久久性| 精品人妻一区二区三区麻豆| a级一级毛片免费在线观看| av福利片在线观看| 精品一区二区免费观看| 中国国产av一级| 亚洲av免费高清在线观看| 在线播放国产精品三级| 久久鲁丝午夜福利片| 久久这里只有精品中国| 国产真实乱freesex| 久久亚洲国产成人精品v| 哪里可以看免费的av片| 日本三级黄在线观看| www日本黄色视频网| 精品欧美国产一区二区三| 内射极品少妇av片p| 亚洲无线在线观看| 真实男女啪啪啪动态图| 久久国产乱子免费精品| 性欧美人与动物交配| 成年女人看的毛片在线观看| 美女xxoo啪啪120秒动态图| 久久久久久久久中文| av免费观看日本| 日韩欧美精品免费久久| 国语自产精品视频在线第100页| 变态另类丝袜制服| 国产av一区在线观看免费| 黄片wwwwww| 午夜爱爱视频在线播放| 99视频精品全部免费 在线| 欧美性感艳星| 黄色欧美视频在线观看| 国产伦精品一区二区三区视频9| 亚洲av不卡在线观看| 三级国产精品欧美在线观看| 美女内射精品一级片tv| 人妻制服诱惑在线中文字幕| 长腿黑丝高跟| 精品久久久久久久久久久久久| 色噜噜av男人的天堂激情| 国产亚洲精品久久久com| 黄色一级大片看看| 欧美激情在线99| 成人午夜精彩视频在线观看| 美女大奶头视频| 亚洲成a人片在线一区二区| 精品不卡国产一区二区三区| 69人妻影院| 日韩国内少妇激情av| 一级毛片电影观看 | 黄片wwwwww| 国产成人aa在线观看| 一级黄色大片毛片| 亚洲五月天丁香| 日韩成人伦理影院| 国产男人的电影天堂91| 老师上课跳d突然被开到最大视频| 亚洲精品日韩av片在线观看| 在现免费观看毛片| 两个人的视频大全免费| 综合色丁香网| 久久99热6这里只有精品| 久久久国产成人免费| videossex国产| 真实男女啪啪啪动态图| 亚洲欧美日韩东京热| 人妻少妇偷人精品九色| 又爽又黄a免费视频| 日本色播在线视频| 国产精华一区二区三区| 国产av麻豆久久久久久久| 3wmmmm亚洲av在线观看| 丝袜美腿在线中文| 免费av观看视频| 97人妻精品一区二区三区麻豆| 我的女老师完整版在线观看| 天天躁日日操中文字幕| 青春草视频在线免费观看| 又粗又爽又猛毛片免费看| 青春草亚洲视频在线观看| 日韩大尺度精品在线看网址| 中文字幕av成人在线电影| 日韩欧美三级三区| 国产黄色视频一区二区在线观看 | 黄色视频,在线免费观看| 亚洲欧美日韩高清专用| 中文字幕av在线有码专区| 老司机影院成人| kizo精华| 久久这里只有精品中国| 国产日本99.免费观看| 人妻制服诱惑在线中文字幕| 成人特级av手机在线观看| 亚洲成人久久爱视频| 看片在线看免费视频| 小说图片视频综合网站| 欧美一区二区亚洲| 精品国内亚洲2022精品成人| 国产一区二区在线av高清观看| 亚洲人成网站在线播| 菩萨蛮人人尽说江南好唐韦庄 | 国产高清有码在线观看视频| 亚洲精品456在线播放app| 精品久久久久久成人av| 在线免费观看不下载黄p国产| 中文资源天堂在线| 97人妻精品一区二区三区麻豆| 97在线视频观看| 99在线视频只有这里精品首页| 日韩欧美国产在线观看| 日本-黄色视频高清免费观看| 91麻豆精品激情在线观看国产| 午夜福利视频1000在线观看| 国产精品麻豆人妻色哟哟久久 | 国模一区二区三区四区视频| 日韩欧美精品免费久久| 亚洲国产精品久久男人天堂| 女同久久另类99精品国产91| av免费在线看不卡| 国产精品一二三区在线看| 国产午夜精品论理片| 久久精品夜夜夜夜夜久久蜜豆| 精品久久久久久成人av| 国产一区二区三区av在线 | 日本-黄色视频高清免费观看| 亚洲aⅴ乱码一区二区在线播放| 日韩国内少妇激情av| 中文字幕熟女人妻在线| 波多野结衣巨乳人妻| 乱人视频在线观看| 精品国内亚洲2022精品成人| 久久久精品欧美日韩精品| 中文在线观看免费www的网站| 亚洲av免费在线观看| 国产精品蜜桃在线观看 | 国产蜜桃级精品一区二区三区| 狂野欧美白嫩少妇大欣赏| 2022亚洲国产成人精品| 亚洲四区av| 欧美人与善性xxx| 变态另类丝袜制服| 国产在线精品亚洲第一网站| 国产精品日韩av在线免费观看| 国产精品久久久久久av不卡| 成人高潮视频无遮挡免费网站| av在线天堂中文字幕| 久久精品国产99精品国产亚洲性色| 国产一区二区在线观看日韩| 日本撒尿小便嘘嘘汇集6| 男女啪啪激烈高潮av片| 蜜桃亚洲精品一区二区三区| 国产精品久久久久久久电影| 欧美性猛交黑人性爽| 欧美成人a在线观看| 一本一本综合久久| 日韩一区二区视频免费看| 日本五十路高清| 一级毛片久久久久久久久女| 日本欧美国产在线视频| 99精品在免费线老司机午夜| 2022亚洲国产成人精品| 日本免费a在线| 久久精品国产亚洲网站| 女的被弄到高潮叫床怎么办| 免费av不卡在线播放| 91av网一区二区| 亚洲高清免费不卡视频| 久久久久网色| 日本三级黄在线观看| 小说图片视频综合网站| 有码 亚洲区| 欧美丝袜亚洲另类| 中文资源天堂在线| 天天躁夜夜躁狠狠久久av| 最近中文字幕高清免费大全6| 成人亚洲精品av一区二区| 在线观看66精品国产| 一边亲一边摸免费视频| 又爽又黄a免费视频| 欧美+亚洲+日韩+国产| 欧美xxxx黑人xx丫x性爽| 日韩大尺度精品在线看网址| 男女啪啪激烈高潮av片| 亚洲av一区综合| 欧美极品一区二区三区四区| 亚洲自拍偷在线| 成人午夜高清在线视频| 亚洲av不卡在线观看| 神马国产精品三级电影在线观看| 天天躁日日操中文字幕| 日韩,欧美,国产一区二区三区 | 麻豆成人午夜福利视频| 91狼人影院| 黄色视频,在线免费观看| 国产 一区 欧美 日韩| 91午夜精品亚洲一区二区三区| 日韩高清综合在线| av专区在线播放| 日本与韩国留学比较| 久久久色成人| 老女人水多毛片| 夫妻性生交免费视频一级片| 99热只有精品国产| 成年av动漫网址| 国产极品精品免费视频能看的| 最近视频中文字幕2019在线8| 91午夜精品亚洲一区二区三区| 美女cb高潮喷水在线观看| 两性午夜刺激爽爽歪歪视频在线观看| 一级毛片我不卡| 在线a可以看的网站| 在线免费观看不下载黄p国产| 成年女人看的毛片在线观看| 人妻系列 视频| 国产乱人视频| 欧美另类亚洲清纯唯美| 日韩欧美一区二区三区在线观看| 人人妻人人看人人澡| 乱人视频在线观看| 中文亚洲av片在线观看爽| 成人无遮挡网站| 日韩av不卡免费在线播放| 麻豆国产av国片精品| 精品人妻视频免费看| 亚洲成人久久爱视频| 精品久久久久久久久亚洲| 国产成人精品一,二区 | 好男人视频免费观看在线| 22中文网久久字幕| 乱系列少妇在线播放| 热99在线观看视频| 女的被弄到高潮叫床怎么办| 国产成人福利小说| 看片在线看免费视频| 亚洲aⅴ乱码一区二区在线播放| 色哟哟哟哟哟哟| av女优亚洲男人天堂| 久久精品久久久久久噜噜老黄 | 国产久久久一区二区三区| 成人三级黄色视频| 国产一区二区在线观看日韩| 国产成人freesex在线| 精品久久国产蜜桃| 波多野结衣高清作品| 美女cb高潮喷水在线观看| 成人亚洲精品av一区二区| 欧美激情久久久久久爽电影| 悠悠久久av| 亚洲婷婷狠狠爱综合网| 色视频www国产| 国产成人午夜福利电影在线观看| 美女脱内裤让男人舔精品视频 | a级一级毛片免费在线观看| 国产精品一区二区三区四区免费观看| 我要看日韩黄色一级片| 亚洲久久久久久中文字幕| 午夜福利在线观看免费完整高清在 | 亚洲不卡免费看| 三级国产精品欧美在线观看| 久久久久久大精品| 成年免费大片在线观看| 国产高清不卡午夜福利| 亚洲av第一区精品v没综合| 高清毛片免费看| 久久国产乱子免费精品| 嫩草影院新地址| 高清毛片免费看| 中文资源天堂在线| 亚洲精品粉嫩美女一区| 一卡2卡三卡四卡精品乱码亚洲| 亚洲国产精品合色在线| 午夜a级毛片| 一本一本综合久久| 亚洲av二区三区四区| 少妇被粗大猛烈的视频| 久久久久网色| 婷婷精品国产亚洲av| 深夜精品福利| 午夜爱爱视频在线播放| 色5月婷婷丁香| 亚洲美女视频黄频| 校园春色视频在线观看| 国产精品久久久久久久电影| 欧美精品国产亚洲| 可以在线观看的亚洲视频| 日韩欧美在线乱码| 一边亲一边摸免费视频| 国产一级毛片在线| 少妇高潮的动态图| 欧美日韩乱码在线| 天堂影院成人在线观看| 国产极品精品免费视频能看的| 91久久精品国产一区二区成人| 伦精品一区二区三区|